

Layout Guidelines

① Orientation of V_{dd} / Gnd line in schematics


V_{dd}

Gnd

③ Orientation of transistors


* transistors "vertical"

+ short poly



transistors "horizontal"

- limited room to




stack transistors

+ easier to make wide transistors


② Stacking transistors

Ex:



Much better to "share diffusion"!

- smaller area




C_{int} much smaller

④ Routing of VDD/Gnd

- In metal (poly probably never, diff. only for short distances)

* - metal 1


+ very convenient



* most common

- metal 2

+ signals can




easily go under

power / ground

* Use wider wires (>6 λ for h/w ≤ 5), large (many) contacts

⑤ (see p. 2.1)

⑥ Cell placement



- Vdd / Gnd wires tie up


now flipped, share Vdd / Gnd wires

⑦ Metal routing discipline

Suppose we want to

route across this cell

vertically




Key point: every wire blocks perpendicular wires from using that layer

⑤ Rows of diffusion in a cell


* Two:

- preferable



Form:

- often has large empty spaces
- + easier for more complex cells




- harder to use with std.-height cells
- generally avoid if possible



a) Guideline: Try to use only m_1 and m_2 in small cells

b) Guideline: Use only one direction for each layer.


Ex: (bad)



c) Guideline: Alternate directions for each layer

Ex: horizontal: m_1, m_3, m_5

vertical: m_2, m_4, m_6




⑧ Stack vias to reduce area

In old days, this was not possible

Ex: $m_1 \rightarrow m_3$



Now thanks to CMP, they can be stacked



Remember m_2 is blocked!

Most processes can stack arbitrarily high

but in Magic: $pm12c$

$m123c$

$m234c$

$m345c$

$m456c$

$pdm12c$ ($pdiff, m1, m2$)
 $ndm12c$ ($ndiff, m1, m2$)

⑨ Reduce area

a) Share, overlap (Ex: Vdd and Gnd)

Ex: parallel
wires



Vdd 32

Vdd 32


vs. 67

Ex: 2 inverter


better:



b) About




better:




c) Avoid wires that turn corners, if possible


ii)



i)



* iii)




"pitch matching"

pitch of A cells matched with


pitch of B cells

d) Consider shape of overall structure


Ex: 32-bit adder




- For an arbitrary block, a square shape will get the shortest total wire length



e) Transistor folding (for large devices)



- large source + drain caps.
- with very wide trans., will not fit inside the allotted cell height



- source cap is larger (good)
- drain cap is reduced (good)

⑩ Reduce max. delay

$$t_p = 0.69 R_{MOS} C_L$$

- Reduce R_{MOS}

- In layout, means wider transistors

- but this increases load cap. for driving gate

- helps a lot for under-driven nets, diminishing returns eventually

- Reduce C_L

- shorter wires \rightarrow smaller area,  \rightarrow lower $C_L \rightarrow$ reduce MOS widths

- \rightarrow smaller area ...

- use higher-level metals if possible

(ii) Reduce power

$$P = \zeta V^2 f$$

* Reduce C_L

Vid and f generally set by other requirements

Other more complex techniques possible