Robust Clock Design


- Edge-triggered memory elements (flip-flops) are generally more robust than level-sensitive memory elements (transparent latches)
- Always follow these rules in this class, and for the most robust designs:
 - 1. Only clock signals may connect to flip-flop or latch clock inputs
 - A simpler circuit may sometimes be possible if a logic signal is connected to a clock input, but do not do it for robustness
 - always @ (posedge kw) begin
 - 2. Clock signals may not connect to any node other than a flip-flop or latch clock input
 - No logic gate inputs
 - No flip-flop or latch inputs other than the clock input

© B. Baas

Robust Clock Design

- There are a few common exceptions to these rules—but they are topics outside the scope of this class. For example:
 - Clock generation <u>circuits</u>

Clock gating <u>circuits</u>



- Clock tree buffer <u>circuits</u>
- These are circuit-level issues that must be designed carefully using *spice*

© B. Baas